Orthogonal Scan: Low-Overhead Scan for Data Paths
نویسندگان
چکیده
Orthogonal scan paths, which follow the path of the data flow, can be used in data path designs to reduce the test overhead — area, delay and test application time — by sharing functional and test logic. Orthogonal scan paths are orthogonal to traditional scan paths. Judicious ordering of the registers in the orthogonal scan path can allow the scan path to be implemented entirely with existing interconnect, resulting in no additional wiring to connect the scan path and no performance degradation due to additional loading on the bistable outputs. Taking the orthogonal scan path into account during high-level synthesis operations such as register allocation allow for a better final solution, but orthogonal scan paths can also be used with non-synthesized data path,. Orthogonal scan paths have roughly half the overhead of traditional scan paths and greatly reduce the test application time. TOPS, Stanford CRC's synthesis-for-test tool, has been modified to implement orthogonal scan paths for synthesized circuits.
منابع مشابه
Using Stack Reconstruction on RTL Orthogonal Scan Chain Design
In this paper, we propose an orthogonal scan chain embedded into the RTL design described by Verilog. We first construct the data path graph from the embedded scan chains and then find all the orthogonal scan paths with the minimum weighted cost. These paths share with original data paths as possible. Finally, we create a stack form to reconstruct all the orthogonal scan paths to manage the I/O...
متن کاملHigh-Level Synthesis for Orthogonal Scan
Scan paths are commonly used in digital design to improve the testability of sequential circuits since a full scan path provides complete controllability and observability for every bistable element. A traditional scan path is implemented after the circuit has been designed, with little regard to the actual circuit function. High-level synthesis can exploit knowledge of the circuit function to ...
متن کاملTest-point insertion: scan paths through functional logic
Conventional scan design imposes considerable area and delay overheads. To establish a scan chain in the test mode, multiplexers at the inputs of flip-flops and scan wires are added to the actual design. We propose a low-overhead scan design methodology that employs a new test-point insertion technique. Unlike the conventional test-point insertion, where test points are used directly to increas...
متن کاملNonscan design-for-testability techniques using RT-level design information
This paper presents non-scan design-for-testability techniques applicable to register-transfer (RT) level data path circuits. Knowledge of high-level design information, in the form of the RT-level structure, as well as the functions of the RT-level components, is utilized to develop effective non-scan DFT techniques. Instead of conventional techniques of selecting flip-flops (FF) to make contr...
متن کاملF-Scan: A DFT Method for Functional Scan at RTL
Due to the difficulty of test pattern generation for sequential circuits, several design-for-testability (DFT) approaches have been proposed. An improvement to these current approaches is needed to cater to the requirements of today’s more complicated chips. This paper introduces a new DFT method applicable to high-level description of circuits, which optimally utilizes existing functional elem...
متن کامل